Mixed-Precision Deep Learning Based on Computational Memory.
deep learning
in-memory computing
memristive devices
mixed-signal design
phase-change memory
Journal
Frontiers in neuroscience
ISSN: 1662-4548
Titre abrégé: Front Neurosci
Pays: Switzerland
ID NLM: 101478481
Informations de publication
Date de publication:
2020
2020
Historique:
received:
11
12
2019
accepted:
03
04
2020
entrez:
2
6
2020
pubmed:
2
6
2020
medline:
2
6
2020
Statut:
epublish
Résumé
Deep neural networks (DNNs) have revolutionized the field of artificial intelligence and have achieved unprecedented success in cognitive tasks such as image and speech recognition. Training of large DNNs, however, is computationally intensive and this has motivated the search for novel computing architectures targeting this application. A computational memory unit with nanoscale resistive memory devices organized in crossbar arrays could store the synaptic weights in their conductance states and perform the expensive weighted summations in place in a non-von Neumann manner. However, updating the conductance states in a reliable manner during the weight update process is a fundamental challenge that limits the training accuracy of such an implementation. Here, we propose a mixed-precision architecture that combines a computational memory unit performing the weighted summations and imprecise conductance updates with a digital processing unit that accumulates the weight updates in high precision. A combined hardware/software training experiment of a multilayer perceptron based on the proposed architecture using a phase-change memory (PCM) array achieves 97.73% test accuracy on the task of classifying handwritten digits (based on the MNIST dataset), within 0.6% of the software baseline. The architecture is further evaluated using accurate behavioral models of PCM on a wide class of networks, namely convolutional neural networks, long-short-term-memory networks, and generative-adversarial networks. Accuracies comparable to those of floating-point implementations are achieved without being constrained by the non-idealities associated with the PCM devices. A system-level study demonstrates 172 × improvement in energy efficiency of the architecture when used for training a multilayer perceptron compared with a dedicated fully digital 32-bit implementation.
Identifiants
pubmed: 32477047
doi: 10.3389/fnins.2020.00406
pmc: PMC7235420
doi:
Types de publication
Journal Article
Langues
eng
Pagination
406Informations de copyright
Copyright © 2020 Nandakumar, Le Gallo, Piveteau, Joshi, Mariani, Boybat, Karunaratne, Khaddam-Aljameh, Egger, Petropoulos, Antonakopoulos, Rajendran, Sebastian and Eleftheriou.
Références
Front Neurosci. 2020 Jan 09;13:1383
pubmed: 31998059
Nat Nanotechnol. 2017 Aug;12(8):784-789
pubmed: 28530717
Nat Nanotechnol. 2020 Mar 30;:
pubmed: 32231270
Front Neurosci. 2016 Jul 21;10:333
pubmed: 27493624
Nature. 2015 May 7;521(7550):61-4
pubmed: 25951284
Nature. 2018 Jun;558(7708):60-67
pubmed: 29875487
Nat Nanotechnol. 2015 Mar;10(3):191-4
pubmed: 25740127
Nat Commun. 2018 Jun 19;9(1):2385
pubmed: 29921923
Adv Mater. 2013 Nov 6;25(41):5975-80
pubmed: 23946217
Nature. 2015 May 28;521(7553):436-44
pubmed: 26017442
Front Neurosci. 2018 Oct 24;12:745
pubmed: 30405334
Nat Nanotechnol. 2016 Aug;11(8):693-9
pubmed: 27183057
IEEE Trans Neural Netw Learn Syst. 2018 Oct;29(10):4782-4790
pubmed: 29990267
Nat Commun. 2017 May 12;8:15199
pubmed: 28497781
Nat Commun. 2018 Jun 28;9(1):2514
pubmed: 29955057
Nano Lett. 2012 May 9;12(5):2179-86
pubmed: 21668029
Nat Commun. 2014 Jul 07;5:4314
pubmed: 25000349
Nat Commun. 2017 Oct 24;8(1):1115
pubmed: 29062022
Front Neurosci. 2017 Oct 10;11:538
pubmed: 29066942